PAM-SoC: A Toolchain for Predicting MPSoC Performance
نویسندگان
چکیده
In the past, research on Multiprocessor Systems-on-Chip (MPSoC) has focused mainly on increasing the available processing power on a chip, while less effort was put into specific system-level performance analysis, or into behavior prediction. This paper introduces PAM-SoC, a light-weight performance predictor for MPSoC system-level performance. Being based on Pamela, a static performance predictor for parallel applications, PAM-SoC can compute its prediction in seconds for cases when cycle-accurate simulation takes tens of minutes. The paper includes a set of PAM-SoC validation experiments, as well as two sets of experiments to show how PAM-SoC can be used for either application tuning or MPSoC platform tuning in early system design phases.
منابع مشابه
PAM-SoC Experiments and Results
This report briefly presents PAM-SoC, a toolchain for predicting MPSoC platform performance, and its results on predicting the performance of a set of six benchmark applications.
متن کاملSemi-Static Performance Prediction for MPSoC Platforms
While most of the past research in the field of Multiprocessor Systems-on-Chip (MPSoC) has been dedicated to increasing the available processing power on a chip, less effort has been dedicated to analyze their system-level performance, or to predict their behavior. This paper introduces PAM-SoC, a performance predictor for MPSoCs system-level performance, based on adapting Pamela, a performance...
متن کاملA toolchain-based approach to handling variability in embedded MPSoCs
Manufacturing variability is an increasingly significant problem. Silicon devices that are designed to be identical will display widely ranging characteristics after manufacture. Power use, supported clock frequencies, and lifespan may all vary considerably. This is of particular concern for embedded systems due to their extensive use of complex SoC-based architectures. If this variability is n...
متن کاملReliability Breakdown Analysis of an MP-SoC platform due to Interconnect Wear-out
The aggressive scaling of nanometer CMOS technology nodes and the integration of low-k dielectrics introduces novel reliability phenomena that progressively degrade the electrical characteristics of copper interconnects. These effects impact the performance of designs gradually rather than abruptly, leading to timing violations in several timing-critical paths and thus shortening the system’s l...
متن کاملTransaction Level Model Simulator for NoC-based MPSoC Platform
Network-on-Chip (NoC) based Multi-Processor System-on-Chip (MPSoC) architecture is a promising SoC design solution, offering high computational power with lots of flexibilities. However, finding the optimal MPSoC architecture configuration remains an enormous challenge due to its high structural complexity and functional diversity. In this paper, we introduce a Transaction level NoC SIMulator (...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006